



## Features

- Enhancement mode
- Low on-resistance  $R_{DS(on)}$  @  $V_{GS}=10\text{ V}$
- Super Junction Technology
- Ultra-fast and robust body diode
- 100% Avalanche test, 100% Rg Tested



Part ID	Package Type	Marking	Packing
VSU040N65HS3	TO-247	040N65H	30pcs/Tube

$V_{DS}$	650	V
$R_{DS(on),TYP}@ V_{GS}=10\text{ V}$	32	m $\Omega$
$I_D(\text{Silicon Limited})$	80	A

**TO-247**


## Maximum ratings, at $T_A = 25^\circ\text{C}$ , unless otherwise specified

Symbol	Parameter	Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage	650	V
$V_{GS}$	Gate-Source voltage	$\pm 30$	V
$I_S$	Diode continuous forward current (Silicon limited)	$T_C = 25^\circ\text{C}$ 80	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{V}$ (Silicon limited)	$T_C = 25^\circ\text{C}$ 80	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{V}$ (Silicon limited)	$T_C = 100^\circ\text{C}$ 51	A
$I_{DM}$	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$ 225	A
$I_{DSM}$	Continuous drain current @ $V_{GS}=10\text{V}$	$T_A = 25^\circ\text{C}$ 6.1	A
		$T_A = 70^\circ\text{C}$ 4.9	A
$E_{AS}$	Avalanche energy, single pulsed ②	2420	mJ
$P_D$	Maximum power dissipation ③	$T_C = 25^\circ\text{C}$ 568	W
$P_{DSM}$	Maximum power dissipation ④	$T_A = 25^\circ\text{C}$ 3.3	W
$T_{STG,TJ}$	Storage and Junction Temperature Range	-55 to 150	$^\circ\text{C}$

## Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case ⑤	0.18	0.22	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient ⑥	32	38	$^\circ\text{C/W}$


**Electrical Characteristics**

Symbol	Parameter	Condition	Min.	Typ.	Max	Unit
<b>Static Electrical Characteristics @ T<sub>j</sub>=25°C (unless otherwise stated)</b>						
V(BR)DSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	650	--	--	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current(T <sub>j</sub> =25°C)	V <sub>DS</sub> =600V, V <sub>GS</sub> =0V	--	--	1	μA
	Zero Gate Voltage Drain Current(T <sub>j</sub> =125°C) <sup>⑦</sup>	V <sub>DS</sub> =520V, V <sub>GS</sub> =0V	--	--	50	μA
I <sub>GSS</sub>	Gate-Body Leakage Current	V <sub>GS</sub> =±30V, V <sub>DS</sub> =0V	--	--	±100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	2.5	3	3.5	V
R <sub>DS(on)</sub>	Drain-Source On-State Resistance <sup>⑧</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =20A	--	32	40	mΩ
		T <sub>j</sub> =100°C <sup>⑦</sup>	--	48	--	mΩ
<b>Dynamic Electrical Characteristics @ T<sub>j</sub> = 25°C (unless otherwise stated)</b>						
C <sub>iss</sub>	Input Capacitance <sup>⑦</sup>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V, f=250kHz	--	5630	--	pF
C <sub>oss</sub>	Output Capacitance <sup>⑦</sup>		--	140	--	pF
C <sub>rss</sub>	Reverse Transfer Capacitance <sup>⑦</sup>		--	10	--	pF
R <sub>g</sub>	Gate Resistance	f=1MHz	--	0.6	--	Ω
Q <sub>g</sub>	Total Gate Charge <sup>⑦</sup>	V <sub>DS</sub> =400V, I <sub>D</sub> =20A, V <sub>GS</sub> =10V	--	139	--	nC
Q <sub>gs</sub>	Gate-Source Charge <sup>⑦</sup>		--	26	--	nC
Q <sub>gd</sub>	Gate-Drain Charge <sup>⑦</sup>		--	55	--	nC
<b>Switching Characteristics <sup>⑦</sup></b>						
T <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> =400V, I <sub>D</sub> =20A, R <sub>G</sub> =10Ω, V <sub>GS</sub> =10V	--	34	--	ns
T <sub>r</sub>	Turn-on Rise Time		--	44	--	ns
T <sub>d(off)</sub>	Turn-Off Delay Time		--	208	--	ns
T <sub>f</sub>	Turn-Off Fall Time		--	58	--	ns
<b>Source- Drain Diode Characteristics @ T<sub>j</sub> = 25°C (unless otherwise stated)</b>						
V <sub>SD</sub>	Forward on voltage	I <sub>SD</sub> =40A, V <sub>GS</sub> =0V	--	0.9	1.2	V
T <sub>rr</sub>	Reverse Recovery Time <sup>⑦</sup>	I <sub>sd</sub> =20A, V <sub>GS</sub> =0V	--	383	--	ns
Q <sub>rr</sub>	Reverse Recovery Charge <sup>⑦</sup>	di/dt=100A/μs	--	7.6	--	uC


**NOTE:**

- ① Single pulse; pulse width ≤ 100μs.
- ② EAS of 2420mJ is based on starting T<sub>j</sub> = 25°C, L = 10mH, R<sub>G</sub> = 25Ω, I<sub>AS</sub> = 22A, V<sub>GS</sub> = 10V; 100% FT tested at L = 10mH, I<sub>AS</sub> = 11A.
- ③ The power dissipation P<sub>d</sub> is based on T<sub>j(max)</sub>, using junction-to-case thermal resistance R<sub>θJC</sub>.
- ④ The power dissipation P<sub>dsm</sub> is based on T<sub>j(max)</sub>, using junction-to-ambient thermal resistance R<sub>θJA</sub>.
- ⑤ Thermal resistance from junction to soldering point (on the exposed drain pad).
- ⑥ The value of R<sub>θJA</sub> is measured with the device in a still air environment with T<sub>A</sub> = 25° C.
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width ≤ 380μs; duty cycles ≤ 2%.


**Typical Characteristics**




**Fig1.** Typical Output Characteristics




**Fig2.** Typical  $V_{GS(TH)}$  Gate-Source Voltage Vs.  $T_j$




**Fig3.** Typical Transfer Characteristics



**Fig4.** Typical Normalized On-Resistance Vs.  $T_j$




**Fig5.** Typical On Resistance Vs Gate-Source Voltage




**Fig6.** Typical On Resistance Vs Drain Current


**Typical Characteristics**




**Fig7.** Typical Source-Drain Diode Forward Voltage




**Fig8.** Maximum Safe Operating Area




**Fig9.** Typical Capacitance Vs. Drain-Source Voltage



**Fig10.** Typical Gate Charge Vs. Gate-Source Voltage




**Fig11.** Power Dissipation Vs. Case Temperature




**Fig12.** Maximum Drain Current Vs. Case Temperature


**Typical Characteristics**




**Fig13 . Normalized Maximum Transient Thermal Impedance**



**Fig14. Unclamped Inductive Test Circuit and waveforms**



**Fig15. Switching Time Test Circuit and waveforms**

**Marking Information**


1st line: Vergiga Code (Vs) , Vergiga Logo

2nd line: Part Number (040N65H)


3rd line: Date code (XXXYWW)

XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code , refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

**TO-247 Package Outline Data**


Symbol	Dimensions (unit: mm)		
	Min	Nom	Max
A	4.80	5.00	5.20
A1	2.21	2.41	2.59
A2	1.85	2.00	2.15
b	1.11	1.21	1.36
b6	1.91	--	2.21
b7	2.91	--	3.21
C	0.51	0.61	0.75
D	20.80	21.00	21.30
D1	16.25	16.55	16.85
E	15.50	15.80	16.10
E1	13.00	13.30	13.60
E2	4.40	--	5.20
E3	1.50	1.60	1.70
e	5.44 BSC		
L	19.80	19.92	20.22
L1	--	--	4.30
φP	3.40	3.60	3.80
φP1	7.00	--	7.40
Q	5.60	5.80	6.00
S	6.05	6.15	6.25

**Notes:**

1. Package Reference: JEDEC TO-247, Variation AD.
2. All Dimensions Are In mm.
3. Slot Required, Notch May Be Rounded
4. Dimension D & E Do Not Include Mold Flash. Mold Flash Shall Not Exceed 0.127mm Pre Side.
5. Thermal Pad Contour Optional Within Dimension D1 & E1.
6. Lead Finish Uncontrolled In L1.

**Customer Service**
**Sales and Service:**
[sales@vgsemi.com](mailto:sales@vgsemi.com)
**Vergiga Semiconductor CO., LTD**
**TEL:** (86-755) -26902410

**FAX:** (86-755) -26907027

**WEB:** [www.vergiga.com](http://www.vergiga.com)