



Features

- Enhancement mode
- Low on-resistance $R_{DS(on)}$ @ $V_{GS}=10\text{ V}$
- Super Junction Technology
- 100% Avalanche test

V_{DS}	650	V
$R_{DS(on),TYP}@ V_{GS}=10\text{ V}$	34	m Ω
I_D	85	A

TO-247


Part ID	Package Type	Marking	Packing
VSU040N65HS	TO-247	040N65H	30pcs/Tube



Maximum ratings, at $T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage	650	V
V_{GS}	Gate-Source voltage	± 30	V
I_S	Diode continuous forward current	$T_C = 25^\circ\text{C}$ 85	A
I_D	Continuous drain current @ $V_{GS}=10\text{V}$	$T_C = 25^\circ\text{C}$ 85	A
I_D	Continuous drain current @ $V_{GS}=10\text{V}$	$T_C = 100^\circ\text{C}$ 54	A
I_{DM}	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$ 223	A
I_{DSM}	Continuous drain current @ $V_{GS}=10\text{V}$	$T_A = 25^\circ\text{C}$ 6.2	A
		$T_A = 70^\circ\text{C}$ 4.9	A
E_{AS}	Avalanche energy, single pulsed ②	1280	mJ
P_D	Maximum power dissipation ③	$T_C = 25^\circ\text{C}$ 625	W
P_{DSM}	Maximum power dissipation ④	$T_A = 25^\circ\text{C}$ 3.3	W
$T_{STG,TJ}$	Storage and Junction Temperature Range	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case ⑤	0.17	0.20	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient ⑥	32	38	$^\circ\text{C/W}$

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max	Unit
Static Electrical Characteristics @ T_j=25°C (unless otherwise stated)						
V(BR)DSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	650	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current(T _j =25°C)	V _{DS} =650V, V _{GS} =0V	--	--	1	μA
	Zero Gate Voltage Drain Current(T _j =125°C) ^⑦	V _{DS} =520V, V _{GS} =0V	--	--	50	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±30V, V _{DS} =0V	--	--	±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	2.9	3.4	3.9	V
R _{DS(on)}	Drain-Source On-State Resistance ^⑧	V _{GS} =10V, I _D =30A	--	34	40	mΩ
		T _j =100°C ^⑦	--	51	--	mΩ
Dynamic Electrical Characteristics @ T_j = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance ^⑦	V _{DS} =400V, V _{GS} =0V, f=100kHz	--	6315	--	pF
C _{oss}	Output Capacitance ^⑦		--	100	--	pF
C _{rss}	Reverse Transfer Capacitance ^⑦		--	5	--	pF
R _g	Gate Resistance ^⑦	f=1MHz	--	1.2	--	Ω
Q _g	Total Gate Charge ^⑦	V _{DS} =400V, I _D =30A, V _{GS} =10V	--	132	--	nC
Q _{gs}	Gate-Source Charge ^⑦		--	34	--	nC
Q _{gd}	Gate-Drain Charge ^⑦		--	46	--	nC
Switching Characteristics ^⑦						
T _{d(on)}	Turn-on Delay Time	V _{DD} =400V, I _D =30A, R _G =10Ω, V _{GS} =10V	--	47	--	ns
T _r	Turn-on Rise Time		--	69	--	ns
T _{d(off)}	Turn-Off Delay Time		--	187	--	ns
T _f	Turn-Off Fall Time		--	40	--	ns
Source- Drain Diode Characteristics@ T_j= 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =30A, V _{GS} =0V	--	0.9	1.2	V
T _{rr}	Reverse Recovery Time ^⑦	I _{sd} =30A, V _{GS} =0V	--	394	--	ns
Q _{rr}	Reverse Recovery Charge ^⑦	di/dt=100A/μs	--	8.3	--	uC

NOTE:

- ① Single pulse; pulse width ≤ 100μs.
- ② EAS of 1280mJ is based on starting T_j = 25°C, L = 10mH, R_G = 25Ω, I_{AS} = 16A, V_{GS} = 10V; 100% FT tested at L = 10mH, I_{AS} = 8A.
- ③ The power dissipation P_d is based on T_{j(max)}, using junction-to-case thermal resistance R_{θJC}.
- ④ The power dissipation P_{dsm} is based on T_{j(max)}, using junction-to-ambient thermal resistance R_{θJA}.
- ⑤ Thermal resistance from junction to soldering point (on the exposed drain pad).
- ⑥ The value of R_{θJA} is measured with the device in a still air environment with T_A = 25° C.
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width ≤ 380μs; duty cycles ≤ 2%.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. Typical $V_{GS(TH)}$ Gate-Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Typical Normalized On-Resistance Vs. T_j




Fig5. Typical On Resistance Vs Gate-Source Voltage




Fig6. Typical On Resistance Vs Drain Current

Typical Characteristics




Fig7. Typical Source-Drain Diode Forward Voltage




Fig8. Maximum Safe Operating Area




Fig9. Typical Capacitance Vs. Drain-Source Voltage




Fig10. Typical Gate Charge Vs. Gate-Source Voltage




Fig11. Power Dissipation Vs. Case Temperature




Fig12. Maximum Drain Current Vs. Case Temperature

Typical Characteristics




Fig13 . Normalized Maximum Transient Thermal Impedance




Fig14. Unclamped Inductive Test Circuit and waveforms






Fig15. Switching Time Test Circuit and waveforms

Marking Information



- 1st line: Vergiga Code (Vs) , Vergiga Logo
- 2nd line: Part Number (040N65H)
- 3rd line: Date code (XXXYWW)
 - XXX: Wafer Lot Number Code , code changed with Lot Number
 - Y: Year Code , refer to table below
 - WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

TO-247 Package Outline Data


Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	4.83	5.02	5.21
A1	2.29	2.41	2.55
A2	1.50	2.00	2.49
b	1.12	1.20	1.33
b2	1.91	2.00	2.39
b4	2.87	3.00	3.22
c	0.55	0.60	0.69
D	20.80	20.95	21.10
D1	16.25	16.55	17.65
D2	0.51	1.19	1.35
E	15.7	15.94	16.13
E1	13.1	14.02	14.16
E2	4.32	4.91	5.49
e	5.44 BSC		
L	19.8	20.07	20.32
L1	4.10	4.19	4.40
ΦP	3.56	3.61	3.65
$\Phi P1$	7.19REF.		
Q	5.39	5.79	6.20
S	6.04	6.17	6.30

Notes:

1. Refer to JEDEC TO-247 variation AD
2. Dimension "D" and "E" do NOT include mold flash. Mold flash shall not exceed 0.127mm per side.

Customer Service
Sales and Service:
sales@vgsemi.com
Vergiga Semiconductor CO., LTD
TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vergiga.com