



Features

- Enhancement mode
- VitoMOS® II Technology
- 100% Avalanche Tested, 100% R_g Tested
- Optimized Q_g, Q_{gd}, and Q_{gd}/Q_{gs} ratio to minimize switching losses

V_{DS}	150	V
$R_{DS(on),TYP} @ V_{GS}=10\text{ V}$	9.2	$\text{m}\Omega$
$I_D(\text{Silicon Limited})$	100	A

TOLL

Halogen-Free

Part ID	Package Type	Marking	Packing
VSK009N15HS-G	TOLL	009N15H	2000PCS/Reel



Maximum ratings, at $T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Rating	Unit
$V(BR)DSS$	Drain-Source breakdown voltage	150	V
V_{GS}	Gate-Source voltage	± 25	V
I_S	Diode continuous forward current (Silicon limited)	$T_C = 25^\circ\text{C}$	A
I_D	Continuous drain current @ $V_{GS}=10\text{ V}$ (Silicon limited)	$T_C = 25^\circ\text{C}$	A
I_D	Continuous drain current @ $V_{GS}=10\text{ V}$ (Silicon limited)	$T_C = 100^\circ\text{C}$	A
I_{DM}	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$	A
I_{DSM}	Continuous drain current @ $V_{GS}=10\text{ V}$	$T_A = 25^\circ\text{C}$	A
		$T_A = 70^\circ\text{C}$	A
E_{AS}	Avalanche energy, single pulsed ②	506	mJ
P_D	Maximum power dissipation ③	$T_C = 25^\circ\text{C}$	W
P_{DSM}	Maximum power dissipation ④	$T_A = 25^\circ\text{C}$	W
$T_{STG,TJ}$	Storage and Junction Temperature Range	-55 to 175	°C

Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case ⑤	0.5	0.6	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient ⑥	36	43	°C/W

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ $T_j=25^\circ\text{C}$ (unless otherwise stated)						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	150	--	--	V
I_{DSS}	Zero Gate Voltage Drain Current($T_j=25^\circ\text{C}$)	$V_{\text{DS}}=150\text{V}, V_{\text{GS}}=0\text{V}$	--	--	1	μA
	Zero Gate Voltage Drain Current($T_j=125^\circ\text{C}$) ^⑦	$V_{\text{DS}}=150\text{V}, V_{\text{GS}}=0\text{V}$	--	--	100	μA
I_{GSS}	Gate-Body Leakage Current	$V_{\text{GS}}=\pm 25\text{V}, V_{\text{DS}}=0\text{V}$	--	--	± 100	nA
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	2.6	3.1	3.6	V
$R_{\text{DS}(\text{on})}$	Drain-Source On-State Resistance ^⑧	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=40\text{A}$	--	9.2	12	$\text{m}\Omega$
		($T_j=100^\circ\text{C}$) ^⑦	--	12	--	$\text{m}\Omega$

Dynamic Electrical Characteristics @ $T_j = 25^\circ\text{C}$ (unless otherwise stated)

C_{iss}	Input Capacitance ^⑦	$V_{\text{DS}}=75\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$	2130	4265	7460	pF
C_{oss}	Output Capacitance ^⑦		170	340	590	pF
C_{rss}	Reverse Transfer Capacitance ^⑦		5	10	30	pF
R_g	Gate Resistance	f=1MHz	0.2	1.5	5	Ω
Q_g	Total Gate Charge ^⑦	$V_{\text{DS}}=75\text{V}, I_{\text{D}}=40\text{A}, V_{\text{GS}}=10\text{V}$	--	55	96	nC
Q_{gs}	Gate-Source Charge ^⑦		--	20	35	nC
Q_{gd}	Gate-Drain Charge ^⑦		--	9.5	17	nC

Switching Characteristics ^⑦

$T_{\text{d}(\text{on})}$	Turn-on Delay Time	$V_{\text{DD}}=75\text{V}, I_{\text{D}}=40\text{A}, R_{\text{G}}=3.9\Omega, V_{\text{GS}}=10\text{V}$	--	17	--	ns
T_{r}	Turn-on Rise Time		--	32	--	ns
$T_{\text{d}(\text{off})}$	Turn-Off Delay Time		--	34	--	ns
T_{f}	Turn-Off Fall Time		--	20	--	ns

Source- Drain Diode Characteristics@ $T_j = 25^\circ\text{C}$ (unless otherwise stated)

V_{SD}	Forward on voltage	$I_{\text{SD}}=40\text{A}, V_{\text{GS}}=0\text{V}$	--	0.9	1.2	V
T_{rr}	Reverse Recovery Time ^⑦	$I_{\text{sd}}=40\text{A}, V_{\text{GS}}=0\text{V}$ $dI/dt=100\text{A}/\mu\text{s}$	--	101	202	ns
Q_{rr}	Reverse Recovery Charge ^⑦		--	343	686	nC

NOTE:

- ① Single pulse; pulse width $\leq 100\mu\text{s}$.
- ② EAS of 506mJ is based on starting $T_j = 25^\circ\text{C}$, $L = 0.5\text{mH}$, $R_g = 25\Omega$, $I_{\text{AS}} = 45\text{A}$, $V_{\text{GS}} = 10\text{V}$; 100% FT tested at $L = 0.5\text{mH}$, $I_{\text{AS}} = 23\text{A}$.
- ③ The power dissipation P_d is based on $T_j(\text{max})$, using junction-to-case thermal resistance $R_{\theta\text{JC}}$.
- ④ The power dissipation P_{dsm} is based on $T_j(\text{max})$, using junction-to-ambient thermal resistance $R_{\theta\text{JA}}$.
- ⑤ Thermal resistance from junction to soldering point (on the exposed drain pad). These tests are performed on a cool plate.
- ⑥ These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with $TA=25^\circ\text{C}$.
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width $\leq 380\mu\text{s}$; duty cycles 2%.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. Typical $V_{GS(TH)}$ Gate -Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Typical Normalized On-Resistance Vs. T_j




Fig5. Typical On Resistance Vs Gate -Source Voltage




Fig6. Typical On Resistance Vs Drain Current

Typical Characteristics




Fig7. Typical Source-Drain Diode Forward Voltage




Fig8. Maximum Safe Operating Area




Fig9. Typical Capacitance Vs. Drain-Source Voltage




Fig10. Typical Gate Charge Vs. Gate-Source Voltage




Fig11. Power Dissipation Vs. Case Temperature




Fig12. Maximum Drain Current Vs. Case Temperature

Typical Characteristics




Fig13 . Normalized Maximum Transient Thermal Impedance




Fig14. Unclamped Inductive Test Circuit and waveforms






Fig15. Switching Time Test Circuit and waveforms

Marking Information



1st line: Vergiga Code (Vs), Vergiga Logo

2nd line: Part Number (009N15H)

3rd line: Date code (XXXYWW)


XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code, refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

TOLL Package Outline Data



Note:

1. All dimensions are in mm, angles in degrees.
2. Dimensions do not include mold flash protrusions or gate burrs.

Symbol	DIMENSIONS (unit : mm)			Symbol	DIMENSIONS (unit : mm)		
	Min	Typ	Max		Min	Typ	Max
A	2.20	--	2.40	H	11.48	11.68	11.88
b	0.70	--	0.90	H1	6.75	6.95	7.15
b1	9.70	--	9.90	N	--	8	--
b2	0.42	--	0.50	J	3.00	3.15	3.30
c	0.40	--	0.60	K1	3.98	4.18	4.38
D	10.28	--	10.58	L	1.40	1.60	1.80
D2	3.10	3.30	3.50	L1	0.60	0.70	0.80
E	9.70	9.90	10.10	L2	0.50	0.60	0.70
E1	7.90	8.10	8.30	L4	1.00	1.15	1.30
e	1.20BSC			θ	4°	7°	10°

Customer Service

Sales and Service: sales@vgsemi.com

Vergiga Semiconductor CO., LTD

TEL: (86-755) -26902410 FAX: (86-755) -26907027

WEB: www.vergiga.com