


## Features

- Enhancement mode
- VitoMOS<sup>®</sup> II Technology
- 100% Avalanche Tested, 100% Rg Tested
- Optimized Qg, Qgd, and Qgd/Qgs ratio to minimize switching losses

$V_{DS}$	150	V
$R_{DS(on),TYP}@ V_{GS}=10\text{ V}$	9.2	mΩ
$I_D(\text{Silicon Limited})$	100	A



Part ID	Package Type	Marking	Packing
VSK009N15HS-G	TOLL	009N15H	2000PCS/Reel



## Maximum ratings, at $T_A = 25^\circ\text{C}$ , unless otherwise specified

Symbol	Parameter	Rating	Unit	
$V_{(BR)DSS}$	Drain-Source breakdown voltage	150	V	
$V_{GS}$	Gate-Source voltage	±25	V	
$I_S$	Diode continuous forward current (Silicon limited)	$T_C = 25^\circ\text{C}$	100	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{V}$ (Silicon limited)	$T_C = 25^\circ\text{C}$	100	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{V}$ (Silicon limited)	$T_C = 100^\circ\text{C}$	71	A
$I_{DM}$	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$	324	A
$I_{DSM}$	Continuous drain current @ $V_{GS}=10\text{V}$	$T_A = 25^\circ\text{C}$	11	A
		$T_A = 70^\circ\text{C}$	9	A
$E_{AS}$	Avalanche energy, single pulsed ②	506	mJ	
$P_D$	Maximum power dissipation ③	$T_C = 25^\circ\text{C}$	250	W
$P_{DSM}$	Maximum power dissipation ④	$T_A = 25^\circ\text{C}$	2.9	W
$T_{STG}, T_J$	Storage and Junction Temperature Range	-55 to 175	°C	

## Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case ⑤	0.5	0.6	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient ⑥	36	43	°C/W

**Electrical Characteristics**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>Static Electrical Characteristics @ T<sub>j</sub>=25°C (unless otherwise stated)</b>						
V(BR)DSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	150	--	--	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current(T <sub>j</sub> =25°C)	V <sub>DS</sub> =150V, V <sub>GS</sub> =0V	--	--	1	μA
	Zero Gate Voltage Drain Current(T <sub>j</sub> =125°C) <sup>⑦</sup>	V <sub>DS</sub> =150V, V <sub>GS</sub> =0V	--	--	100	μA
I <sub>GSS</sub>	Gate-Body Leakage Current	V <sub>GS</sub> =±25V, V <sub>DS</sub> =0V	--	--	±100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	2.6	3.1	3.6	V
R <sub>DS(on)</sub>	Drain-Source On-State Resistance <sup>⑧</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =40A	--	9.2	12	mΩ
		(T <sub>j</sub> =100°C) <sup>⑦</sup>	--	12	--	mΩ
<b>Dynamic Electrical Characteristics @ T<sub>j</sub> = 25°C (unless otherwise stated)</b>						
C <sub>iss</sub>	Input Capacitance <sup>⑦</sup>	V <sub>DS</sub> =75V, V <sub>GS</sub> =0V, f=1MHz	2130	4265	7460	pF
C <sub>oss</sub>	Output Capacitance <sup>⑦</sup>		170	340	590	pF
C <sub>rss</sub>	Reverse Transfer Capacitance <sup>⑦</sup>		5	10	30	pF
R <sub>g</sub>	Gate Resistance	f=1MHz	0.2	1.5	5	Ω
Q <sub>g</sub>	Total Gate Charge <sup>⑦</sup>	V <sub>DS</sub> =75V, I <sub>D</sub> =40A, V <sub>GS</sub> =10V	--	55	96	nC
Q <sub>gs</sub>	Gate-Source Charge <sup>⑦</sup>		--	20	35	nC
Q <sub>gd</sub>	Gate-Drain Charge <sup>⑦</sup>		--	9.5	17	nC
<b>Switching Characteristics <sup>⑦</sup></b>						
T <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> =75V, I <sub>D</sub> =40A, R <sub>G</sub> =3.9Ω, V <sub>GS</sub> =10V	--	17	--	ns
T <sub>r</sub>	Turn-on Rise Time		--	32	--	ns
T <sub>d(off)</sub>	Turn-Off Delay Time		--	34	--	ns
T <sub>f</sub>	Turn-Off Fall Time		--	20	--	ns
<b>Source- Drain Diode Characteristics @ T<sub>j</sub> = 25°C (unless otherwise stated)</b>						
V <sub>SD</sub>	Forward on voltage	I <sub>SD</sub> =40A, V <sub>GS</sub> =0V	--	0.9	1.2	V
T <sub>rr</sub>	Reverse Recovery Time <sup>⑦</sup>	I <sub>sd</sub> =40A, V <sub>GS</sub> =0V	--	101	202	ns
Q <sub>rr</sub>	Reverse Recovery Charge <sup>⑦</sup>	di/dt=100A/μs	--	343	686	nC

**NOTE:**

- ① Single pulse; pulse width ≤ 100μs.
- ② EAS of 506mJ is based on starting T<sub>j</sub> = 25°C, L = 0.5mH, R<sub>G</sub> = 25Ω, I<sub>AS</sub> = 45A, V<sub>GS</sub> = 10V; 100% FT tested at L = 0.5mH, I<sub>AS</sub> = 23A.
- ③ The power dissipation P<sub>d</sub> is based on T<sub>j(max)</sub>, using junction-to-case thermal resistance R<sub>θJC</sub>.
- ④ The power dissipation P<sub>dsm</sub> is based on T<sub>j(max)</sub>, using junction-to-ambient thermal resistance R<sub>θJA</sub>.
- ⑤ Thermal resistance from junction to soldering point (on the exposed drain pad). These tests are performed on a cool plate.
- ⑥ These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25°C.
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width ≤ 380μs; duty cycles ≤ 2%.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. Typical VGS(TH) Gate-Source Voltage Vs. Tj




Fig3. Typical Transfer Characteristics




Fig4. Typical Normalized On-Resistance Vs. Tj




Fig5. Typical On Resistance Vs Gate-Source Voltage






Fig6. Typical On Resistance Vs Drain Current


**Typical Characteristics**




**Fig7.** Typical Source-Drain Diode Forward Voltage




**Fig8.** Maximum Safe Operating Area




**Fig9.** Typical Capacitance Vs. Drain-Source Voltage



**Fig10.** Typical Gate Charge Vs. Gate-Source Voltage




**Fig11.** Power Dissipation Vs. Case Temperature




**Fig12.** Maximum Drain Current Vs. Case Temperature


**Typical Characteristics**




**Fig13 . Normalized Maximum Transient Thermal Impedance**



**Fig14. Unclamped Inductive Test Circuit and waveforms**



**Fig15. Switching Time Test Circuit and waveforms**

**Marking Information**


1st line: Vergiga Code (Vs), Vergiga Logo

2nd line: Part Number (009N15H)


3rd line: Date code (XXXYWW)

XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code, refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

**TOLL Package Outline Data**

**Note:**

1. All dimensions are in mm, angles in degrees.
2. Dimensions do not include mold flash protrusions or gate burrs.

Symbol	DIMENSIONS ( unit : mm )			Symbol	DIMENSIONS ( unit : mm )		
	Min	Typ	Max		Min	Typ	Max
A	2.20	--	2.40	H	11.48	11.68	11.88
b	0.70	--	0.90	H1	6.75	6.95	7.15
b1	9.70	--	9.90	N	--	8	--
b2	0.42	--	0.50	J	3.00	3.15	3.30
c	0.40	--	0.60	K1	3.98	4.18	4.38
D	10.28	--	10.58	L	1.40	1.60	1.80
D2	3.10	3.30	3.50	L1	0.60	0.70	0.80
E	9.70	9.90	10.10	L2	0.50	0.60	0.70
E1	7.90	8.10	8.30	L4	1.00	1.15	1.30
e	1.20BSC			θ	4°	7°	10°

**Customer Service**

Sales and Service: [sales@vgsemi.com](mailto:sales@vgsemi.com)

Vergiga Semiconductor CO., LTD

TEL: (86-755)-26902410 FAX: (86-755)-26907027

WEB: [www.vergiga.com](http://www.vergiga.com)