Features

- P-Channel，-5V Logic Level Control
- Low on-resistance RDS(on) @ V_{GS}=-4.5 V
- Fast Switching
- Enhancement mode
- 100% Avalanche Tested
- Pb-free lead plating; RoHS compliant

V_{DS}	-100	V
$R_{DS(on),TYP}$@ V_{GS}=-10 V	46	mΩ
$R_{DS(on),TYP}$@ V_{GS}=-4.5V	51	mΩ
I_D	-35	A

TO-252





Pb-Free RoHS HF Halogen-Free

Part ID	Package Type	Marking	Packing
VSD045P10MS	TO-252	045P10M	2500PCS/Reel

Maximum ratings, at T_j =25 °C, unless otherwise specified

Symbol	Parameter		Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage		-100	V
V_{GS}	Gate-Source voltage		±20	V
I_S	Diode continuous forward current	T_C =25°C	-35	A
I_D	Continuous drain current @V_{GS}=-10V	T_C =25°C	-35	A
		T_C =100°C	-25	A
I_{DM}	Pulse drain current tested ①	T_C =25°C	-140	A
EAS	Avalanche energy, single pulsed ②		197	mJ
P_D	Maximum power dissipation	T_C =25°C	100	W
T_{STG}, T_J	Storage and Junction Temperature Range		-55 to 175	°C
Thermal Characteristics				
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		1.5	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		100	°C/W

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T_J = 25°C (unless otherwise stated)						
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	V_{GS}=0V, I_D=-250μA	-100	--	--	V
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS}=-100V,V_{GS}=0V	--	--	-1	μA
	Zero Gate Voltage Drain Current(Tj=125℃)	V_{DS}=-100V,V_{GS}=0V	--	--	-100	μA
I_{GSS}	Gate-Body Leakage Current	V_{GS}=±20V,V_{DS}=0V	--	--	±100	nA
$V_{GS(TH)}$	Gate Threshold Voltage	V_{DS}=V_{GS},I_D=-250μA	-1.3	-2	-2.4	V
$R_{DS(ON)}$	Drain-Source On-State Resistance ③	V_{GS}=-10V, I_D=-30A	--	46	60	mΩ
$R_{DS(ON)}$	Drain-Source On-State Resistance ③	V_{GS}=-4.5V, I_D=-15A	--	51	66	mΩ
Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise stated)						
C_{iss}	Input Capacitance	V_{DS}=-30V,V_{GS}=0V, f=1MHz	4400	4585	4800	pF
C_{oss}	Output Capacitance		110	180	250	pF
C_{rss}	Reverse Transfer Capacitance		80	105	130	pF
R_g	Gate Resistance	f=1MHz	--	11	--	Ω
Q_g	Total Gate Charge	V_{DS}=-50V,I_D=-30A, V_{GS}=-10V	--	71	--	nC
Q_{gs}	Gate-Source Charge		--	22	--	nC
Q_{gd}	Gate-Drain Charge		--	24	--	nC
Switching Characteristics						
$t_{d(on)}$	Turn-on Delay Time	V_{DD}=-50V, I_D=-30A, R_G=3.0Ω, V_{GS}=-10V	--	23	--	ns
t_r	Turn-on Rise Time		--	17	--	ns
$t_{d(off)}$	Turn-Off Delay Time		--	40	--	ns
t_f	Turn-Off Fall Time		--	14	--	ns
Source- Drain Diode Characteristics@ T_J = 25°C (unless otherwise stated)						
V_{SD}	Forward on voltage	I_{SD}=-30A,V_{GS}=0V	--	-0.9	-1.2	V
t_{rr}	Reverse Recovery Time	T_j=25℃,I_{sd}=-30A, V_{GS}=0V di/dt=-500A/μs	--	29	--	ns
Q_{rr}	Reverse Recovery Charge		--	131	--	nC

NOTE:

① Repetitive rating; pulse width limited by max junction temperature.

②Limited by TJmax, starting TJ = 25°C, L = 0.5mH,RG = 25Ω, IAS = -22A, VGS =-10V. Part not recommended for use above this value

③ Pulse width ≤ 300μs; duty cycle≤ 2%.

Typical Characteristics



Fig1. Typical Output Characteristics



Fig2. $-V_{GS(TH)}$ Gate -Source Voltage Vs.Tj



Fig3. Typical Transfer Characteristics



Fig4. Normalized On-Resistance Vs. Tj



Fig5. Typical Source-Drain Diode Forward Voltage



Fig6. Maximum Safe Operating Area

Typical Characteristics



Fig7. Typical Capacitance Vs.Drain-Source Voltage



Fig8. Typical Gate Charge Vs.Gate-Source Voltage



Fig9. Normalized Maximum Transient Thermal Impedance



Fig10. Unclamped Inductive Test Circuit and Waveforms



Fig11. Switching Time Test Circuit and waveforms

Marking Information



1st line: Vergiga Code（Vs）， Vergiga Logo
2nd line: Part Number（045P10M）
3rd line: Date code （XXXYWW）
XXX: Wafer Lot Number Code , code changed with Lot Number
Y: Year Code , refer to table below
WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

TO-252 Package Outline Data



Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	2.20	2.30	2.38
A_1	0.46	0.50	0.63
b	0.64	0.76	0.89
b_1	0.77	0.85	1.14
b_2	5.00	5.33	5.46
c	0.458	0.508	0.558
D_1	5.98	6.10	6.223
D_2	5.21	--	--
E	6.40	6.60	6.731
E_1	4.40	--	--
e	2.286 BSC		
e_1	--	4.57	--
H_D	9.40	10.00	10.40
L	2.743 REF		
L_1	1.40	1.52	1.77
L_2	0.50	0.80	1.01
w	--	0.20	--
y	--	--	0.20

Notes:

1. Refer to JEDEC TO-252 variation AA
2. Dimension "E" does NOT include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.1524mm per side.
3. Dimension "D1" does NOT include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.1524mm per end.