

Features

- P-Channel, -5V Logic Level Control
- Low on-resistance $R_{DS(on)}$ @ $V_{GS}=-4.5V$
- Fast Switching
- Enhancement mode
- 100% Avalanche Tested
- Pb-free lead plating; RoHS compliant





Halogen-Free

Part ID	Package Type	Marking	Packing
VSD045P10MS	TO-252	045P10M	2500PCS/Reel

V_{DS}	-100	V
$R_{DS(on),TYP@ V_{GS}=-10V}$	46	mΩ
$R_{DS(on),TYP@ V_{GS}=-4.5V}$	51	mΩ
I_D	-35	A

TO-252



Maximum ratings, at $T_J=25^{\circ}C$, unless otherwise specified

Symbol	Parameter		Rating	Unit
V _{(BR)DSS}	Drain-Source breakdown voltage		-100	V
V _{GS}	Gate-Source voltage		±20	V
I _s	Diode continuous forward current	T _c =25°C	-35	A
I _D	Continuous drain current @V _{GS} =-10V	T _c =25°C	-35	A
		T _c =100°C	-25	A
I _{DM}	Pulse drain current tested ①	T _c =25°C	-140	A
EAS	Avalanche energy, single pulsed ②		197	mJ
P _D	Maximum power dissipation	T _c =25°C	100	W
T _{STG} , T _J	Storage and Junction Temperature Range		-55 to 175	°C
Thermal Characteristics				
R _{θJC}	Thermal Resistance, Junction-to-Case		1.5	°C/W
R _{θJA}	Thermal Resistance, Junction-to-Ambient		100	°C/W

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T _J = 25°C (unless otherwise stated)						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250μA	-100	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-100V,V _{GS} =0V	--	--	-1	μA
	Zero Gate Voltage Drain Current(T _J =125°C)	V _{DS} =-100V,V _{GS} =0V	--	--	-100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V,V _{DS} =0V	--	--	±100	nA
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} =V _{GS} ,I _D =-250μA	-1.3	-2	-2.4	V
R _{DS(ON)}	Drain-Source On-State Resistance ③	V _{GS} =-10V, I _D =-30A	--	46	60	mΩ
R _{DS(ON)}	Drain-Source On-State Resistance ③	V _{GS} =-4.5V, I _D =-15A	--	51	66	mΩ
Dynamic Electrical Characteristics @ T _J = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance	V _{DS} =-30V,V _{GS} =0V, f=1MHz	4400	4585	4800	pF
C _{oss}	Output Capacitance		110	180	250	pF
C _{rss}	Reverse Transfer Capacitance		80	105	130	pF
R _g	Gate Resistance	f=1MHz	--	11	--	Ω
Q _g	Total Gate Charge	V _{DS} =-50V,I _D =-30A, V _{GS} =-10V	--	71	--	nC
Q _{gs}	Gate-Source Charge		--	22	--	nC
Q _{gd}	Gate-Drain Charge		--	24	--	nC
Switching Characteristics						
t _{d(on)}	Turn-on Delay Time	V _{DD} =-50V, I _D =-30A, R _G =3.0Ω, V _{GS} =-10V	--	23	--	ns
t _r	Turn-on Rise Time		--	17	--	ns
t _{d(off)}	Turn-Off Delay Time		--	40	--	ns
t _f	Turn-Off Fall Time		--	14	--	ns
Source- Drain Diode Characteristics@ T _J = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =-30A,V _{GS} =0V	--	-0.9	-1.2	V
t _{rr}	Reverse Recovery Time	T _J =25°C,I _{sd} =-30A, V _{GS} =0V	--	29	--	ns
Q _{rr}	Reverse Recovery Charge	di/dt=-500A/μs	--	131	--	nC

NOTE:

① Repetitive rating; pulse width limited by max junction temperature.

② Limited by T_{Jmax}, starting T_J = 25°C, L = 0.5mH, R_G = 25Ω, I_{AS} = -22A, V_{GS} = -10V. Part not recommended for use above this value

③ Pulse width ≤ 300μs; duty cycles ≤ 2%.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. $-V_{GS(TH)}$ Gate-Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Normalized On-Resistance Vs. T_j




Fig5. Typical Source-Drain Diode Forward Voltage










Fig6. Maximum Safe Operating Area

Typical Characteristics


Fig7. Typical Capacitance Vs. Drain-Source Voltage

Fig8. Typical Gate Charge Vs. Gate-Source Voltage

Fig9. Normalized Maximum Transient Thermal Impedance

Fig10. Unclamped Inductive Test Circuit and Waveforms

Fig11. Switching Time Test Circuit and waveforms

Marking Information



1st line: Vergiga Code (Vs), Vergiga Logo

2nd line: Part Number (045P10M)


3rd line: Date code (XXXYWW)

XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code , refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

TO-252 Package Outline Data


Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	2.20	2.30	2.38
A₁	0.46	0.50	0.63
b	0.64	0.76	0.89
b₁	0.77	0.85	1.14
b₂	5.00	5.33	5.46
c	0.458	0.508	0.558
D₁	5.98	6.10	6.223
D₂	5.21	--	--
E	6.40	6.60	6.731
E₁	4.40	--	--
e	2.286 BSC		
e₁	--	4.57	--
H_D	9.40	10.00	10.40
L	2.743 REF		
L₁	1.40	1.52	1.77
L₂	0.50	0.80	1.01
w	--	0.20	--
y	--	--	0.20

Notes:

1. Refer to JEDEC TO-252 variation AA
2. Dimension "E" does NOT include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.1524mm per side.
3. Dimension "D₁" does NOT include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.1524mm per end.