


Features

- Enhancement mode
- Fast Switching and High efficiency
- 100% Avalanche Tested


V_{DS}	-60	V
$R_{DS(on),TYP@ V_{GS}=-10V}$	7.7	mΩ
$R_{DS(on),TYP@ V_{GS}=-4.5V}$	10	mΩ
$I_D(\text{Silicon Limited})$	-88	A

TO-252



Halogen-Free

Part ID	Package Type	Marking	Packing
VSD007P06MS	TO-252	007P06M	2500pcs/Reel



Maximum ratings, at $T_A=25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter		Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage		-60	V
V_{GS}	Gate-Source voltage		± 20	V
I_S	Diode continuous forward current	$T_C = 25^\circ\text{C}$	-88	A
I_D	Continuous drain current @ $V_{GS}=-10V$ (Silicon limited)	$T_C = 25^\circ\text{C}$	-88	A
I_D	Continuous drain current @ $V_{GS}=-10V$ (Silicon limited)	$T_C = 100^\circ\text{C}$	-62	A
I_{DM}	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$	-350	A
I_{DSM}	Continuous drain current @ $V_{GS}=-10V$	$T_A = 25^\circ\text{C}$	-8	A
		$T_A = 70^\circ\text{C}$	-6	A
E_{AS}	Avalanche energy, single pulsed ②		156	mJ
P_D	Maximum power dissipation	$T_C = 25^\circ\text{C}$	150	W
P_{DSM}	Maximum power dissipation ③	$T_A = 25^\circ\text{C}$	1.3	W
T_{STG}, T_J	Storage and Junction Temperature Range		-55 to 175	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	1	1.2	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	100	120	$^\circ\text{C/W}$

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T _j = 25°C (unless otherwise stated)						
V(BR)DSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250μA	-60	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current(T _j =25°C)	V _{DS} =-60V,V _{GS} =0V	--	--	-1	μA
	Zero Gate Voltage Drain Current(T _j =125°C)	V _{DS} =-60V,V _{GS} =0V	--	--	-100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V,V _{DS} =0V	--	--	±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} ,I _D =-250μA	-1.3	-1.8	-2.4	V
R _{DS(on)}	Drain-Source On-State Resistance ④	V _{GS} =-10V, I _D =-35A	--	7.7	10	mΩ
		(T _j =100°C)	--	10	--	mΩ
R _{DS(on)}	Drain-Source On-State Resistance ④	V _{GS} =-4.5V, I _D =-10A	--	10	13	mΩ
Dynamic Electrical Characteristics @ T _j = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance	V _{DS} =-30V,V _{GS} =0V, f=1MHz	3020	6040	10570	pF
C _{oss}	Output Capacitance		245	485	850	pF
C _{rss}	Reverse Transfer Capacitance		170	340	590	pF
R _g	Gate Resistance	f=1MHz	7	13	23	Ω
Q _g (-10V)	Total Gate Charge	V _{DS} =-30V,I _D =-35A, V _{GS} =-10V	--	139	243	nC
Q _g (-4.5V)	Total Gate Charge		--	67	117	nC
Q _{gs}	Gate-Source Charge		--	32	56	nC
Q _{gd}	Gate-Drain Charge		--	24	42	nC
Switching Characteristics						
T _d (on)	Turn-on Delay Time	V _{DD} =-30V, I _D =-35A, R _G =2.7Ω, V _{GS} =-10V	--	10	--	ns
T _r	Turn-on Rise Time		--	60	--	ns
T _d (off)	Turn-Off Delay Time		--	112	--	ns
T _f	Turn-Off Fall Time		--	259	--	ns
Source- Drain Diode Characteristics@ T _j = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =-35A,V _{GS} =0V	--	-0.9	-1.2	V
T _{rr}	Reverse Recovery Time	I _{sd} =-35A, V _{GS} =0V	--	22	44	ns
Q _{rr}	Reverse Recovery Charge	di/dt=-100A/μs	--	18	36	nC







NOTE: ① Single pulse; pulse width $\leq 100\mu s$.

② Limited by T_{jmax} , starting $T_j = 25^\circ\text{C}$, $L=0.5\text{mH}$, $R_G = 25\Omega$, $I_{AS} = -25A$, $V_{GS} = -10V$. Part not recommended for use above this value

③ The power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150°C .

④ Pulse width $\leq 380\mu s$; duty cycles $\leq 2\%$.

Typical Characteristics


Fig1. Typical Output Characteristics

Fig2. Typical $-V_{GS(TH)}$ Gate-Source Voltage Vs. T_j

Fig3. Typical Transfer Characteristics

Fig4. Typical Normalized On-Resistance Vs. T_j

Fig5. Typical On Resistance Vs Gate-Source Voltage

Fig6. Typical On Resistance Vs Drain Current and Gate

Typical Characteristics




Fig7. Typical Source-Drain Diode Forward Voltage




Fig8. Maximum Safe Operating Area




Fig9. Typical Capacitance Vs. Drain-Source Voltage




Fig10. Typical Gate Charge Vs. Gate-Source Voltage




Fig11. Power Dissipation Vs. Case Temperature




Fig12. Maximum Drain Current Vs. Case Temperature

Typical Characteristics




Fig13 . Normalized Maximum Transient Thermal Impedance




Fig14. Unclamped Inductive Test Circuit and waveforms






Fig15. Switching Time Test Circuit and waveforms

Marking Information



1st line: Vergiga Code (Vs) , Vergiga Logo

2nd line: Part Number (007P06M)


3rd line: Date code (XXXYWW)

XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code, refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

TO-252 Package Outline Data


Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	2.20	2.30	2.38
A₁	0.46	0.50	0.63
b	0.64	0.76	0.89
b₁	0.77	0.85	1.14
b₂	5.00	5.33	5.46
c	0.458	0.508	0.558
D₁	5.98	6.10	6.223
D₂	5.21	--	--
E	6.40	6.60	6.731
E₁	4.40	--	--
e	2.286 BSC		
e₁	--	4.57	--
H_D	9.40	10.00	10.40
L	2.743 REF		
L₁	1.40	1.52	1.77
L₂	0.50	0.80	1.01
w	--	0.20	--
y	--	--	0.20

Notes:

1. Refer to JEDEC TO-252 variation AA
2. Dimension "E" does NOT include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.1524mm per side.
3. Dimension "D₁" does NOT include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.1524mm per end.

Customer Service
Sales and Service:
sales@vgsemi.com
Vergiga Semiconductor CO., LTD
TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vgsemi.com