

Features



- N-Channel, 5V Logic Level Control
- Enhancement mode
- Low on-resistance $R_{DS(on)}$ @ $V_{GS}=4.5\text{ V}$
- Fast Switching
- 100% Avalanche test
- Pb-free lead plating; RoHS compliant



Part ID	Package Type	Marking	Packing
VS3622AD	TO-252	3622AD	2500pcs/Reel

V_{DS}	30	V
$R_{DS(on),TYP}@ V_{GS}=10\text{ V}$	8	m Ω
$R_{DS(on),TYP}@ V_{GS}=4.5\text{ V}$	12	m Ω
I_D	55	A

TO-252



Maximum ratings, at $T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage	30	V
I_S	Diode continuous forward current	$T_C = 25^\circ\text{C}$	55 A
I_D	Continuous drain current@ $V_{GS}=10\text{V}$	$T_C = 25^\circ\text{C}$	55 A
		$T_C = 100^\circ\text{C}$	39 A
I_{DM}	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$	220 A
EAS	Avalanche energy, single pulsed ②	26	mJ
P_D	Maximum power dissipation	$T_C = 25^\circ\text{C}$	43 W
V_{GS}	Gate-Source voltage	± 20	V
$T_{STG} T_J$	Storage and operating temperature range	-55 to 175	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Thermal Resistance-Junction to Case	3.5	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance-Junction to Ambient	100	$^\circ\text{C/W}$

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T_j=25°C (unless otherwise stated)						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	30	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V	--	--	1	μA
	Zero Gate Voltage Drain Current(T _j =125°C)	V _{DS} =30V, V _{GS} =0V	--	--	100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V, V _{DS} =0V	--	--	±100	nA
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	1.0	1.9	2.5	V
R _{DS(ON)}	Drain-Source On-State Resistance ^③	V _{GS} =10V, I _D =20A	--	8	10	mΩ
R _{DS(ON)}	Drain-Source On-State Resistance ^③	V _{GS} =4.5V, I _D =10A	--	12	15	mΩ
Dynamic Electrical Characteristics @ T_j = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz	500	845	1145	pF
C _{oss}	Output Capacitance		70	135	200	pF
C _{rss}	Reverse Transfer Capacitance		55	105	155	pF
R _g	Gate Resistance	f=1MHz	--	2.9	--	Ω
Q _g	Total Gate Charge	V _{DS} =15V, I _D =20A, V _{GS} =10V	--	17	--	nC
Q _{gs}	Gate-Source Charge		--	4	--	nC
Q _{gd}	Gate-Drain Charge		--	5	--	nC
Switching Characteristics						
t _{d(on)}	Turn-on Delay Time	V _{DD} =15V, I _D =20A, R _G =3Ω, V _{GS} =10V	--	6.5	--	ns
t _r	Turn-on Rise Time		--	11.2	--	ns
t _{d(off)}	Turn-Off Delay Time		--	20.7	--	ns
t _f	Turn-Off Fall Time		--	5.3	--	ns
Source- Drain Diode Characteristics@ T_j = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =20A, V _{GS} =0V	--	0.9	1.2	V
t _{rr}	Reverse Recovery Time	T _j =25°C, I _{sd} =20A, V _{GS} =0V di/dt=100A/μs	--	20	--	ns
Q _{rr}	Reverse Recovery Charge		--	11.5	--	nC

NOTE:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by T_{Jmax}, starting T_J = 25°C, L = 0.5mH, R_G = 25Ω, I_{AS} = 8A, V_{GS} = 10V. Part not recommended for use above this value
- ③ Pulse width ≤ 300μs; duty cycle ≤ 2%.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. $V_{GS(TH)}$ Gate-Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Normalized On-Resistance Vs. T_j




Fig5. Typical Source-Drain Diode Forward Voltage




Fig6. Maximum Safe Operating Area

Typical Characteristics




Fig7. Typical Capacitance Vs.Drain-Source Voltage




Fig8. Typical Gate Charge Vs.Gate-Source Voltage




Fig9. Normalized Maximum Transient Thermal Impedance




Fig10. Unclamped Inductive Test Circuit and waveforms





Fig11. Switching Time Test Circuit and waveforms

Marking Information


1st line: Vergiga Code (Vs), Vergiga Logo

2nd line: Part Number (3622AD)


3rd line: Date code (XXXYWW)

XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code , refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

TO-252 Package Outline Data


Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	2.20	2.30	2.38
A₁	0.46	0.50	0.63
b	0.64	0.76	0.89
b₁	0.77	0.85	1.14
b₂	5.00	5.33	5.46
c	0.458	0.508	0.558
D₁	5.98	6.10	6.223
D₂	5.21	--	--
E	6.40	6.60	6.731
E₁	4.40	--	--
e	2.286 BSC		
e₁	--	4.57	--
H_D	9.40	10.00	10.40
L	2.743 REF		
L₁	1.40	1.52	1.77
L₂	0.50	0.80	1.01
w	--	0.20	--
y	--	--	0.20

Notes:

1. Refer to JEDEC TO-252 variation AA
2. Dimension "E" does NOT include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.1524mm per side.
3. Dimension "D₁" does NOT include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.1524mm per end.

Customer Service
Sales and Service:
sales@vgsemi.com
Vergiga Semiconductor CO., LTD
TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vgsemi.com